	A	10-0-40	Н
	Application No.	Applicant(s)	
	10/727,087	IMONDI, GIULIANO (SENNARO
Notice of Anowability	Examiner	Art Unit	
	ANH PHUNG	2824	
The MAILING DATE of this communication appeal and chaims being allowable, PROSECUTION ON THE MERITS IS (exercise) or previously mailed), a Notice of Allowance (PTOL-85) of COTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHT of the Office or upon petition by the applicant. See 37 CFR 1.313	OR REMAINS) CLOSED in or other appropriate commu GHTS. This application is s	this application. If not included inication will be mailed in due co	ourse. THIS
. This communication is responsive to			
. 🔀 The allowed claim(s) is/are <u>1-22</u> .			
. $igotimes$ The drawings filed on <u>02 December 2003</u> are accepted by the	he Examiner.	•	
. ☑ Acknowledgment is made of a claim for foreign priority und a) ☑ All b) ☐ Some* c) ☐ None of the:	ier 35 U.S.C. § 119(a)-(d) c	or (f).	
a) ☑ All b) ☐ Some c) ☐ None of the. 1. ☑ Certified copies of the priority documents have !	heen received		
Certified copies of the priority documents have leading to the priority documents have lead		n No.	
Copies of the certified copies of the priority doct	• •		n from the
International Bureau (PCT Rule 17.2(a)).			
* Certified copies not received:			
Applicant has THREE MONTHS FROM THE "MAILING DATE" o noted below. Failure to timely comply will result in ABANDONME THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		a reply complying with the requ	irements
. A SUBSTITUTE OATH OR DECLARATION must be submit INFORMAL PATENT APPLICATION (PTO-152) which gives	ted. Note the attached EXA reason(s) why the oath or	MINER'S AMENDMENT or NO declaration is deficient.	TICE OF
. CORRECTED DRAWINGS (as "replacement sheets") must	be submitted.		
(a) ☐ including changes required by the Notice of Draftsperso	n's Patent Drawing Review	(PTO-948) attached	
1) hereto or 2) to Paper No./Mail Date		•	
(b) ☐ including changes required by the attached Examiner's Paper No./Mail Date	Amendment / Comment or	in the Office action of	
Identifying indicia such as the application number (see 37 CFR 1.8 each sheet. Replacement sheet(s) should be labeled as such in the			ack) of
. DEPOSIT OF and/or INFORMATION about the deposit attached Examiner's comment regarding REQUIREMENT F			te the
.ttachment(s)			
Notice of References Cited (PTO-892)	5. Notice of Inf	ormal Patent Application (PTO-	152)
☐ Notice of Draftperson's Patent Drawing Review (PTO-948)	6. ☐ Interview Su Paper No./I	ımmary (PTO-413), Mail Date	
☑ Information Disclosure Statements (PTO-1449 or PTO/SB/08 Paper No./Mail Date 3/22/04	3), 7. ⊠ Examiner's	Amendment/Comment	
☐ Examiner's Comment Regarding Requirement for Deposit	8. 🛛 Examiner's	Statement of Reasons for Allow	ance
of Biological Material	9. ⊠ Other <u>Searc</u>	h History. h Phing	
		ANH PHUNG AARY EXAMINER	

U.S. Patent and Trademark Office PTOL-37 (Rev. 1-04) Application/Control Number: 10/727,087 Page 2

Art Unit: 2824

DETAILED ACTION

1. In response to the U.S. Patent Application Ser. No. 10/727,087 filed on Dec. 02, 2003, claims **1-22** are pending in the application.

Examiner's amendment

2. An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

The claim has been amended as follows:

In claim 6, line 1, change "the reset circuit" to – a reset circuit --.

The examiner's amendment has been made in order to place the application in a condition for allowance.

Priority

3. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

Information Disclosure Statement

- This office acknowledges receipt of the following items from the Applicant:
 Information Disclosure Statements (IDS) filed March 22, 2004.
- 5. Information disclosed and listed on PTO 1449 was considered.

Examiner's Statement of Reasons for Allowance

Claims 1-22 are allowed.

Satin et al. (US 6,845,029), Satin (US 6,426,910), Kim (US 5,912,841) and Ha (US 5,852,580) disclose a fuse and latch circuit similar to that of the present application, but fail to teach:

"a fuse read circuit coupled to the fuse and a reset indication signal, the fuse read circuit sensing the state of the fuse; and a transfer circuit, coupled between the fuse read circuit and the latch, for isolating the latch in response to a read operation caused by the reset indication signal such that the state stored in the latch remains after the reset indication signal indicates completion of the read operation" as claimed in the independent claim 1; or

"a flash cell read circuit coupled to the flash cell and a reset indication signal, the flash cell read circuit sensing the state of the flash cell; and a transmission gate, coupled between the flash cell read circuit and the latch circuit, for isolating the latch circuit when the reset indication signal is inactive and allowing the state of the flash cell through to the latch circuit when the reset indication signal is active" as claimed in the independent claim 9; or

"an inverter coupled to the node to invert the logical high state to a logical low state; and a transmission gate, coupled between the inverter and the latch circuit, for isolating the latch circuit when the reset indication signal is inactive and allowing the logical low state through to the latch circuit when the reset indication signal is active" as claimed in the independent claim 13; or

"a logic control circuit coupled to the node and the reset indication signal, the logic control circuit generating a programmed state control signal and an erased state

control signal in response to voltage level of the node and the reset indication signal; a first control transistor, coupled to the programmed state control signal, that puts the latch circuit into the programmed state when the programmed state control signal is active; and a second control transistor, coupled to the erased state control signal, that puts the latch circuit into the erased state when the erased state control signal is active" as claimed in the independent claim 16; or

"reading the fuse state; if the fuse state is in a programmed state, storing a logic low state through a transmission gate into a latch circuit; resetting the memory device; and reading the logic low state from the latch circuit without precharging the latch circuit from the fuse" as claimed in the independent claim 18; or

"reading a state of the cell; latching the state into the latch circuit; isolating the latch circuit from the cell; resetting at least a portion of the memory device; and reading the state from the latch circuit without precharging the latch circuit from the cell" as claimed in the independent claim 19; or

"a fuse read circuit coupled to the fuse and a reset indication signal, the fuse read circuit sensing the state of the fuse; and a transfer circuit, coupled between the fuse read circuit and the latch, for isolating the latch in response to the reset indication signal such that the state stored in the latch remains after the reset indication signal indicates completion of a reset operation" as claimed in the independent claim 20.

Any comments considered necessary by applicants must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably

Application/Control Number: 10/727,087 Page 5

Art Unit: 2824

accompany the issue fee. Such submissions should be clearly labeled "Comment on Statement of Reasons for Allowance".

Conclusion

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to **ANH PHUNG** whose telephone number is **(571) 272-1883**. The examiner can normally be reached on Monday-Friday from 8:00 AM to 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, RICHARD ELMS, can be reached on (571) 272-1869. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Art Unit: 2824

AKP

ANH PHUNG OPENIMARY EXAMINER